ABSTRACT We fabricated a field-effect transistor (FET) with a gate length of 21 nm whose channel material is a c-axis-aligned crystalline In-Ga-Zn oxide (CAAC-IGZO). A CAAC-IGZO FET with a gate length of 21 nm has an extremely low off-state leakage current, a practical driving capability, and tolerance against high temperatures. CAAC-IGZO FETs enable low-power integrated circuits, such as logic and memory in high-temperature environments. Performance estimation of a memory cell using the CAAC-IGZO FET with a gate length of 21 nm revealed that a write time of less than 1 ns and a data retention time of more than 1 h would be possible at 85 • C.
I. INTRODUCTION
Research that targets the commercialization of artificial intelligence (AI) is rapidly accelerating, which creates demand for semiconductor devices that reduce power consumption. Applying the current von Neumann architecture circuits to AI calls for a standby current reduction, both in the cloud and at the edge. Cloud servers process massive amounts of data, and thus they need to reduce power consumed by memory and logic circuits (e.g., multiplyaccumulate circuits) [1] . Devices at the edge reduce power consumed per instruction by reducing their power supply voltage and clock frequency. Ultimately, however, the standby power caused by off-state leakage of their transistors becomes a dominant factor in the power consumption [2] .
A field-effect transistor (FET) having a channel material of a c-axis-aligned crystalline In-Ga-Zn oxide (CAAC-IGZO) [3] - [4] - [5] - [6] has an extremely low offstate leakage current of 1.35 × 10 −22 A/µm [7] . In addition, its mobility does not degrade in high temperatures [8] - [9] . Utilizing the low off-state current of the CAAC-IGZO FET can reduce standby leakage in logic and reduce refresh rates in memory in a variety of temperature conditions. Further miniaturization of the CAAC-IGZO FET can enable a more area-efficient device, with application possibilities ranging across many fields.
We have fabricated a CAAC-IGZO FET with a gate length of 21 nm. This work shows that the small CAAC-IGZO FET prototyped this time has an extremely low off-state leakage current, high thermal stability, and high cutoff frequency. Furthermore, this work shows that the small CAAC-IGZO FET can be used for low-power logic and memory. (a) (b) FET prototyped for this work. The measured gate length and gate width of this FET are 21.4 nm and 25 nm, respectively. For this work, the gate insulator film was formed with an equivalent oxide thickness (EOT) of approximately 6 nm, and the power supply voltage was set at 2.5 V.
The I d -V gs and I d -V ds curves of this FET that were measured at room temperature are shown in Fig. 3 . Fig. 3(a) shows I d -V gs curves measured at V ds = 1.2 V and V ds = 2.5 V, and Fig. 3(b) shows I d -V ds curves measured at V gs = 1.2 V and V gs = 2.5 V. When the device performance was measured under room temperature at V ds = 1.2 V, the subthreshold swing (S.S.) was 87 mV/dec., the saturation field-effect mobility (µ FEs ) was 10.5 cm 2 /V·s, and Ion at V gs = 2.5 V was 4.4 µA. The CAAC-IGZO FET has a thick gate insulator film when compared to Si FETs with a similar gate length. Despite this, the CAAC-IGZO FET exhibits a low S.S. (87 mV/dec.). This is because covering the channel region with the top gate electrode as shown in Fig. 1 strengthens the gate electric field applied to the channel, improving the gate controllability. The CAAC-IGZO FET prototyped this time has a back gate electrode formed at the bottom as shown in Fig. 1 . This FET controls its threshold voltage with the back gate voltage (V bs ) [10] . This prototype has a back gate insulator below the channel, with an EOT of 31 nm. I d -V gs measurements revealed that the threshold voltage changes in accordance with V bs changes. Fig. 4(a) shows the relationship between the I d -V gs curve and the back gate voltage. Figs. 4(b), 4(c), and 4(d) show relationships between the back gate voltage and the threshold voltage, the transconductance, and the S.S., respectively. The amount of threshold voltage change expressed as ∂V th /∂V bs is −80 mV/V (Fig. 4(b) ), and changes in V bs cause little change in the transconductance or the S.S. (Figs. 4(c), 4(d) ). The results signify that the back gate electrode allows the threshold voltage to be changed depending on the circuit application of the FET, without trade-offs in its driving capability.
Next, the high-temperature tolerance of the CAAC-IGZO FET is shown. Fig. 5 shows the Hall mobility of a singlefilm CAAC-IGZO sample with high carrier density. Its Hall mobility increases slightly in reaction to the temperature increase as Coulomb scattering is more dominant than phonon scattering in CAAC-IGZO's mobility [11] . Thus, we can expect that the CAAC-IGZO FET would not have reduced on-state current even at high temperatures. CAAC-IGZO FET does not degrade even at high temperatures, in a similar manner to the Hall mobility. This is behavior that is the opposite of Si FETs' behavior. The threshold voltage of the CAAC-IGZO FET with a gate length of 21 nm shifts negatively as the temperature becomes higher. Despite that, its off-state leakage current remains below 10 −13 A, which is the lower measurement limit of the measurement tool. The CAAC-IGZO FET with a gate length of 60 nm, introduced in a previous work, also had the feature of an extremely low off-state leakage current. Thus, we have designed a special test circuit to measure the leakage [9] . As described above, the CAAC-IGZO FET with a gate length of 21 nm also exhibits the low off-state leakage current, so we have used similar test circuits for its measurement. Fig. 7 shows circuit diagrams of test circuits for off-state leakage measurement. In the test circuit, the leakage path in the device under test (DUT) is isolated by changing the connection in the DUT. The relationship between temperature conditions and the leakage current through drain, top gate, and back gate electrodes is shown in Fig. 8 . The offstate leakage shown in The off-state leakage currents readings show that even such a small FET measured at 150 • C exhibit an off-state leakage that is sufficiently low. This result demonstrates that using this channel material yields an FET having a low off-state leakage even at high temperatures, and a low S.S., even when the gate insulator film is thick (6 nm).
To apply CAAC-IGZO FETs to circuits, not only the initial electrical performance but also reliability is important. In this work, we have evaluated the CAAC-IGZO FET's in-plane V th variation and the CAAC-IGZO FET's V th , I d , S.S., and µ FEs . First, we have measured the I d -V g performance of 512 CAAC-IGZO FETs fabricated on the same wafer with the size of L/W = 60 nm/60 nm. The voltages applied to the CAAC-IGZO FET are V ds = 1.2 V, and V bs = 0 V. Fig. 9 shows the distribution of V th . The standard deviation (σ ) of the CAAC-IGZO FETs' V th was 76 mV. This shows that the CAAC-IGZO FET's V th variation is small, and it can be canceled by applying different V bs to multiple CAAC-IGZO FETs. Next, Fig. 10 shows the result of acceleration test that simulates the V th degradation through gate voltage application when the CAAC-IGZO FET is being used in a circuit. As shown in Fig. 10(a) , V th degradation in the CAAC-IGZO FET is accelerated by applying thermal stress (150 • C) and a gate voltage (V gs = 3.63 V) that is higher than a power supply voltage used in the CAAC-IGZO FET's normal circuit operation. We have tested 
III. CIRCUIT APPLICATIONS USING CAAC-IGZO FET
CAAC-IGZO films can be sputtered onto insulating films using processes with temperatures below 400 • C. Thus, CAAC-IGZO FETs can be formed in back-end-ofline (BEoL) steps, which are used to form the interconnects. Therefore, CAAC-IGZO FETs can easily be stacked atop Si front end of line (FEoL) layers, and can accommodate large-area circuits. Fig. 11 shows the cross section of the CAAC-IGZO-on-Si stack. The CAAC-IGZO FET has features that conventional CMOS devices do not have (low off-state leakage current, thermal stability). As described below, we can expect a variety of circuit applications that exploit this feature, such as analog circuits, logic circuits, and memory applications using small CAAC-IGZO FETs. An example of an analog circuit using the CAAC-IGZO FET is an image sensor with an analog memory that utilizes the low off-state leakage current of the CAAC-IGZO FET [12] . In addition, its high breakdown voltage relative to Si FETs in gate lengths below 350 nm allows its application to power switches [13] . On another note, Fig. 12 shows the result of a cutoff frequency measurement that evaluates radio-frequency (RF) application feasibility of the CAAC-IGZO FET. The CAAC-IGZO FET with a gate length of 21 nm exhibits a cutoff frequency of 33 GHz at 27 • C, and 51 GHz at 150 • C. The cutoff frequency increases at high temperatures, which is similar to the Hall mobility readings. The CAAC-IGZO FET's cutoff frequencies have become higher than those reported in a previous work [9] . The cutoff frequency readings from CAAC-IGZO FETs indicate that the CAAC-IGZO FET's current gain does not degrade even in high temperatures, making it suitable for analog front-end applications, which requires a device with a thermally stable performance.
Next, we turn to logic devices. In circuit applications that demand low power (e.g., IoT devices), logic circuits are facing standby leakage issues. We can create n-type-only dynamic logic circuits with low standby power by building them with CAAC-IGZO FETs [14] . Alternatively, stacking the CAAC-IGZO FETs over CMOS logic circuits to build temporary backup memories can add power gating capabilities to circuits without area overhead, even when logic circuits with CAAC-IGZO FETs is not used [15] - [16] .
In memory applications, the CAAC-IGZO FET enables a memory device with substantially long retention time through its low off-state leakage performance [14] - [17] - [18] . Devices for AI applications consume large amounts of power and thus demand an embedded DRAM that consumes little power and is highly integrated. DRAM retains data while refreshing them periodically, and it is known that DRAM refreshes regularly with tens of milliseconds of spacing between the individual refreshes. Thus, refresh operations can be considered as one of the major factors in DRAM's power consumption. For integration, further scaling of the memory cell requires higher capacitance density, which then necessitates cell capacitors with higher aspect ratios [19] . Using CAAC-IGZO FETs in DRAM cells allow their storage capacitors to be made smaller while greatly elongating the retention time, which results in lower refresh rates and thus reduced power. Such DRAM with CAAC-IGZO FETs in its memory cells is called dynamic oxide semiconductor random access memory (DOSRAM) [18] . We now estimate the write time and the retention time of DOSRAM, assuming that the DOSRAM implements, in its memory cells, the CAAC-IGZO FETs fabricated in this evaluation.
We expect that DOSRAM's cell capacitance can be made smaller than DRAM's. This is because DOSRAM cells can be fabricated in the BEoL process of Si FETs, allowing DOSRAM cell arrays to be stacked over sense amplifiers, which in turn allows bit lines to be divided and cell arrays to be subdivided into smaller sections, reducing bit-line capacitance, without area overhead. So far, we have confirmed operation of an embedded DOSRAM prototype designed with a cell capacitance of 3.5 fF [18] .
The write time and retention time of DOSRAM can easily be estimated from the performance of CAAC-IGZO FETs prototyped this time. This estimation requires the cell capacitance and the voltage change threshold for a successful write. The cell capacitance is assumed as 3.5 fF, which is the capacitance used in a previous prototype [18] , and the voltage change threshold for a successful write is assumed as 0.52 V when the bit line voltage is 1.2 V. The most time-consuming operation in DOSRAM is write operation, particularly the operation that writes a high level to a cell having a low level. Therefore, the current that flows through the cell transistor to charge the cell capacitor can be estimated from the current readings obtained from a source sweep on a single transistor. The write time t c is expressed in Formula (1) below:
In Formula (1), V w is the voltage change threshold for a successful write (0.52 V), C s is the storage capacitance (3.5 fF), I d is the drain current of the cell transistor, and V s is the voltage at the storage node. Formula (1) is derived from Coulomb's law. By integrating the reciprocal of I d with V s as shown in Formula (1), we can calculate the time for the voltage change at the storage node to reach the voltage change threshold for a successful write.
The performance of the memory cell having a CAAC-IGZO FET with a gate length of 21 nm was estimated based on the conditions above (Fig. 13) . Fig. 13(a) is the circuit diagram of a DOSRAM memory cell. We assume a storage Fig. 13(b) , as shown in Fig. 13(c) . As shown in Fig. 13(e) , memory cells with CAAC-IGZO FETs are capable of fast writes. High data can be written into the cell in less than 1 ns in temperature conditions of −40 • C to 85 • C. Fig. 13(d) shows the temperature dependence of the threshold voltage and the S.S. The CAAC-IGZO FET does not suffer from surface leakage as its channel is formed on an oxide film. Therefore, the off-state leakage current is determined by the threshold voltage and S.S. Fig. 13(d) shows that when we assume that the CAAC-IGZO FET is applied to a memory cell having a 3.5 fF capacitance, the memory cell will be able to retain data for more than 1 hour in temperatures of −40 • C to 85 • C.
Therefore, the CAAC-IGZO FET will enable a memory that can operate at high speeds and retain data for a long time over a wide range of temperature conditions (Fig. 13(e) ). Retention time and write time can be adjusted to suit the needs of the application by changing the V bs .
IV. CONCLUSION
Performance of CAAC-IGZO FET with a gate length of 21 nm was demonstrated. The CAAC-IGZO FET, even when scaled down to 21 nm, has an off-state leakage current, a practical driving capability, and a mobility that does not degrade at high temperatures. Therefore, CAAC-IGZO FETs can operate under a wide range of temperature conditions. In addition, the CAAC-IGZO FET can be fabricated in the BEoL (interconnect) process, which means it can be embedded in the CMOS process. Combining CAAC-IGZO FETs with a leaky CMOS circuit enables the circuit to have reduced standby power and to perform power gating, without employing special circuit techniques. Utilizing small CAAC-IGZO FETs enable low-power logic and memory, which cannot be realized with CMOS technologies. 
